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I. INTRODUCTION
VLSl technologies today offer the potential for integrating mixed signal circuits as ASKS in high temperature applications. A major goal of high temperature applications is integrating analogue and digital functions toward systems on chip. This solution opens up the possibility of obtaining microelectronics circuits at a lower cost and with better reliability compared to discrete solutions. Furthermore the scale of the technology leads to reduced power supply voltages, which in turn reduces the field levels, the high temperature effects and the power consumption. As a result, low power supply voltage and high temperature operation can be used together effectively in the design of high temperature mixed signal ASICs. The market for electronics in instrumentation and control systems for downhole applications demands increased performance for gauges both in terms of duration and temperature. Many companies now require instrumentation equipment that can tolerate up to 200°C up to two months. There is no doubt as to the future market requirements -even higher temperatures for longer periods.
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A. ASIC bias technique and power-down logic
The bias networks of the internal circuits are among the most critical components of the system design for high temperature applications. Amplifier bandwidth and gain have a strong dependence on the bias voltagelcurrent. Furthermore, in order to minimise the problems with noise coupling and cross-talk, special consideration should be made in the design of the bias networks.
In principle one single bias network could supply all channels on the chip with the necessary bias clock one, CLK2-clock two, P-pressure, Ttemperature), with four high precision X-tal Pierce oscillators and a signal processing path for each channel. The output frequency from the CLKl channel is used as a reference for the pressure and temperature channels and as an external clock. The block diagram of the circuit is presented in Fig. 1 . The output signals can be selected by using a 2 bit channel selector. The selection of one channel will inhibit the current distribution to the channels that are not selected, thereby significantly reducing power consumption. All four channels have identical Pierce oscillators with a feedback loop that includes a differential amplifier, an Automatic Gain Control (AGC) circuit and a low power control circuit. The pressure and temperature channels have two double balanced mixer circuits that are used for generating, at the output, the difference between the reference and the pressure and temperature sensing crystals. Differential operation is maintained from the input to the output in the entire architecture in order to improve power supply rejection and accuracy.
The ASIC is owned by Geoservices S.A. and is designed for high pressure transducers and voltages. However, since in this application it is necessary to achieve high performance CMOS and BiCMOS analog circuits that work properly over a wide temperature range (0 to 2OO0C), the accurate control of the bias currents of the different blocks in the ASIC becomes an important issue. Excessive variation of bias currents with temperature and process, tends to sacrifice speed at the low extreme of bias current, and power dissipation and output voltage swing at the high end. Furthermore, the variation of bias currents with supply voltage results in poor power supply rejection (PSR) [5] . Achieving the goal of minimising the dependence of bias points on supply voltage, temperature and process variations require a bias circuit of some complexity and therefore one which is uneconomical to implement for each block of the ASIC [51. As a result a central biasing scheme, as illustrated in Fig. 2 , was chosen for the ASIC used in high temperature applications. A central master bias circuit produces a voltage which is distributed around the chip. This voltage is used by individual channel bias cells, to generate the locally required bias voltages in order to power the local circuitry. The advantage of this technique is the flexibility of the architecture. It allows different bias cells to work at different current levels. This solution also helps in preventing crosstalk between different channels through the bias lines. Finally, by using this technique the reduction of power consumption is easily realised by implementing power down modes of operation. The master bias circuit was optimised for best temperature coefficient, absolute tolerance and power supply rejection. The circuit is designed using both bipolar and MOS transistors. In addition to the distributed bias network, the layout of the circuit uses separate power supply lines for the digital and analog sections of the ASIC as presented in Fig. 3 . This complete separation in the biasing of the two sections gives obvious advantages in terms of noise limitation, even if special care must be paid to substrate biasing.
B. Oscillator Design Considerations
The oscillator of each channel was implemented using Pierce type architectures which offer a relatively low power consumption, high frequency stability and good signal form for frequencies above 3 MHz.
Furthermore, the Pierce oscillator has the ability to operate properly when the circuit stray capacitance and inductance are large and is relatively simple to design [ 6 ] [ 7 ] .
The stability in operation is assured by using an automatic gain control (AGC) circuit. The AGC block described in [8] was used for design. The AGC uses MOS transistors operating in strong inversion saturation and requires an external capacitor and resistor [9] . This adds to the number of the components necessary to implement the downhole instrumentation system but improves the flexibility of the circuit. At start-up the AGC delivers the extra current required by the oscillator in order to reduce the start-up time. Furthermore, when stable conditions are reached, the AGC regulates the oscillator power consumption to ensure a proper and stable operation. By doing this, the power consumption is kept at minimum. The transient analysis of the oscillator requires an extensive simulation time due to the large Q-value of the crystal. The start-up simulation was performed in 1 week on a HP J200 computer.
C. Differential Amplifier
The differential amplifier circuit is presented in Fig. 4 . The differential gain of the circuit is provided by the first differential pair stage and the push pull output stage, which together provides a reasonable amount of gain. The gain of the circuit is 30 dB at 25°C. The circuit provides a fair output current and maintains a low power consumption with a capacitive load of 10 pF. The gain of the amplifier varies insignificantly (2 dB) with temperature (25 to 200°C) at frequencies below 10 MHz.
A number of specific layout techniques are applied for current leakage reduction and latch-up for high temperature operation. For the reduction of the 
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Special device layout (common centroid and interdigitized structures) Physical layout adjustments were employed to compensate for the loss of surface mobility which comes with high temperature. The ASIC microphotograph is shown in Fig. 5 . The ASIC occupies an area of 15 mm2 and is encapsulated into a 28 pin SOlC package.
Ill. MEASUREMENT THEORY
The sensors used together with the high temperature ASIC have a typical frequency range between 15 kHz at room pressure and 60 kHz at full pressure for the pressure sensor and between 10 kHz at 180 "C and 60 kHz at 25 "C for the temperature sensor. transducer with changes in temperature and pressure are presented in Fig. 6 . The nominal change in frequency of the temperature sensor over the 25 to 175°C range is shown in Fig. 6a .
The change in frequency of the pressure sensor with changes in pressure and temperature (25 and 175°C) is presented in Fig. 6b. 
A. Frequency Counting
The pressure resolution that is available from a downhole transducer system is a function of the user's time base frequency, the gate time during which the frequency is counted, the pressure sensitivity of the pressure sensor and the method of frequency counting. There are mainly two methods of frequency counting used in this type of applications: direct frequency counting and period counting. Direct frequency counting is simple and can be used with any timebase. It is the preferred method if the user's timebase frequency is lower than the pressure sensor frequency (1 5-70 kHz). Direct frequency counting uses the timebase frequency to determine the gatetime during which the sensor frequency is counted. Usually, the implementation provides for the gatetime, t, to be determined by a fixed number of counts of the reference timebase frequency [I I].
Period counting, also called reciprocal counting, uses the sensor frequency to determine the gatetime during which the reference timebase frequency is counted. This method can provide higher resolution than direct frequency counting using a high frequency timebase. The user's signal processing system determines the sensor frequency from the reference frequency and the number of counts of the sensor and of the reference during the gatetime [I I].
IV. RESULTS
The circuits were tested with respect to temperature range, leakage current and frequency Pressure Sensor Freqency vs Pressure 1 Fig. 6 Frequency change of temperature and pressure signal over temperature and pressure
The change in the frequencies of the output signals stability. The silicon circuit was mounted in a ceramic of a typical temperature and a typical pressure SOlC 28 package and the cavity was sealed and filled with nitrogen. The tests were carried out both at the wafer level and in CSOlC package.
The test set-up has employed a PCB specially designed for high temperature applications and the upper operating temperature was specified as 200°C. 
V. CONCLUSION
A low powerllow voltage ASIC dedicated for high temperature applications up to 200°C has been developed and tested. The circuit was designed for use with high pressurelhigh temperature transducers and was incorporated into a downhole memory and wireline quartz gauge. The ASIC was fabricated into a 1.2 pm BiCMOS double poly, double metal process. The voltage supply range is from 5 V to 3 . 3 V and the circuit occupies a silicon area of 15 mm2. The circuit integrates a controlled biasing network that permits the power down of the different modules that are not in use, considerably reducing the power consumption. 
